

# TRIPLE-PORT DRAM

# 256K x 4 DRAM WITH DUAL 512 x 4 SAMS

## FEATURES

- Three asynchronous, independent, data-access ports
- Fast access times: 80ns random, 25ns serial
- Operation and control compatible with 1 Meg VRAM
- High-performance, CMOS silicon-gate process
- Inputs and outputs are fully TTL compatible
- Low power: 15mW standby; 500mW active, typical
- 512-cycle refresh within 8ms
- Refresh modes: RAS-ONLY, CAS-BEFORE-RAS (CBR) and HIDDEN
- FAST-PAGE-MODE access cycles
- Two bidirectional serial access memories (SAMs)
- Fully static SAM and Mask Register, no refresh required
- 2,048-bit Bit Mask Register
- SERIAL MASK DATA INPUT mode

## SPECIAL FUNCTIONS

- MASKED WRITE (Write-Per-Bit)
- PERSISTENT MASKED WRITE
- SPLIT READ and WRITE TRANSFERS
- BLOCK WRITE
- BIT MASKED TRANSFERS

## OPTIONS

- Timing (DRAM, SAMs [cycle/access])  
80ns, 28ns/25ns  
100ns, 30ns/27ns

## MARKING

- Packages  
Plastic SOJ (400 mil) DJ  
Plastic TSOP (400 mil) TG
- Functionality  
QSF output MT43C4257  
(indicates SAM-half accessed)  
SSF input MT43C4258  
(Split SAM special function, stop count)

- Part Number Example: MT43C4257DJ-8

## GENERAL DESCRIPTION

The MT43C4257/8 are high-speed, triple-port CMOS dynamic random access memories (TPDRAMs) containing 1,048,576 bits. Data may be accessed by a 4-bit-wide DRAM port or by either of two independently clocked 512 x 4-bit serial access memory (SAM) ports. Data may be transferred bidirectionally between the DRAM and either SAM.

## PIN ASSIGNMENT (Top View)

### 40-Pin SOJ (SDB-3)

SCb	1	40	Vss
SDOb1	2	39	SDOb4
SDOb2	3	38	SDOb3
TRM	4	37	SEb
SCa	5	36	MKD
SDQa1	6	35	SDQa4
SDQa2	7	34	SDQa3
TR/OE	8	33	SEa
DQ1	9	32	DQ4
DQ2	10	31	DQ3
Vcc	11	30	Vss
ME/WE	12	29	DSF1
STS	13	28	QSFb/SSFb*
RAS	14	27	CAS
DSF2	15	26	QSFa/SSFa*
A8	16	25	A0
A6	17	24	A1
A5	18	23	A2
A4	19	22	A3
Vcc	20	21	A7

### 40/44-Pin TSOP\*\* (SDE-2)

SCb	1	44	Vss
SDOb1	2	43	SDOb4
SDOb2	3	42	SDOb3
TRM	4	41	SEb
SCa	5	40	MKD
SDOb1	6	39	SDQa4
SDQa2	7	38	SDQa3
TR/OE	8	37	SEa
DQ1	9	36	DQ4
DQ2	10	35	DQ3
Vcc	11	34	Vss
ME/WE	12	33	DSF1
STS	13	32	QSFb/SSFb*
RAS	14	31	CAS
DSF2	15	30	QSFa/SSFa*
A8	16	29	A0
A6	17	28	A1
A5	18	27	A2
A4	19	26	A3
Vcc	20	25	A7
	21	24	
	22	23	

\*MT43C4257/MT43C4258

\*\*Consult factory for TSOP availability.

TRIPLE-PORT DRAM

## TRIPLE-PORT DRAM

The operation and control of the MT43C4257/8 are optimized for high performance graphics and communication designs. The triple-port architecture is well suited to buffering the sequential data types used in raster graphics display, serial/parallel networking and data communications. Special features such as SPLIT READ TRANSFER, BIT MASKED TRANSFERS and BLOCK WRITE allow further enhancements to system performance.

The diagram illustrates the internal architecture of the M43C4256 DRAM. Key components include:

- Address Buffers:** COL ADDR LATCH-BUFFER, ROW ADDRESS LATCH-BUFFER, and a Refresh Counter.
- Decoders and Counters:** ROW DECODER, COLUMN DECODER/SENSE AMPS, BIT MASK REGISTER, TRANSFER GATES, SAM A LOCATION DECODER, SAM A ADDRESS COUNTER, SAM A ADDRESS LATCH, SAM B LOCATION DECODER, SAM B ADDRESS COUNTER, and SAM B ADDRESS LATCH.
- Control Logic:** WRITE CONTROL LOGIC, MASKED WRITE REGISTER, MASKED WRITE CONTROL LOGIC, BLOCK WRITE CONTROL LOGIC, and a TIMING GENERATOR & CONTROL LOGIC.
- Registers and Buffers:** MUX, COLOR REGISTER, DRAM OUTPUT BUFFERS, DRAM INPUT BUFFERS, SAM A OUTPUT BUFFERS, SAM A INPUT BUFFERS, SAM B OUTPUT BUFFERS, and SAM B INPUT BUFFERS.
- Arrays and Registers:** 512 x 512 x 4 DRAM ARRAY, 256 x 4 TRANSFER GATES, and 256 x 4 TRANSFER GATES.
- External Connections:** DQ0, DQ4, DQb1, DQb4, SSFa, SSFb, QSFa, QSFb, and various control signals (RAS, CAS, TR, OE, ME, WE, DSF1, DSF2, SCa, SCb, SEa, SEb, TRAM, STS, MKD).