Вот Cortex-M3:
"There is a maximum of a twelve cycle latency from asserting the interrupt to execution
of the first instruction of the ISR when the me mory being accessed has no wait states
being applied. The first instruction to be executed is fetched in parallel to the stack push."