Any paging ports. In CPLD is possible use more than 30 different paging ports
But I plan only this modes:
ZX128
ZX128+2A
Pentagon 512 / 1024
ZS Scorpion 256 / 1024
(if will any free space in CPLD then can be implemented also SAM COUPE memory paging)
and emulation of:
MB02 memory
DivIDE memory
DivIDE PLUS memory
CP/M LAMAC/TROLLER
I will read only state of this ports, but from different adress than 1FFD or 7FFDReading ports #1FFD and #7FFD of the ULA, blocks the signal IORQGE, or ports #1FFD and #7FFD of ULA is turned off?This interface is designed only for ZX Spectrum 128+2(grey model) - ULA in this computer not any paging port, this part is used out of ULA (my PROFI INTERFACE and 74LS174 on board of +2)
Pages 4 - 7 ? It's not designed for +2A/+3 computers, but only for +2. ZX128+2 use ULA contended pages 1,3,5,7 and fast ram pages 0,2,4,6. Only pages 5 and 7 is in ZX ram. Other memory is in extra sram. Reading memory is always from sram.Reading 4 - 7 pages of RAM will be made from SRAM?






This interface is designed only for ZX Spectrum 128+2(grey model) - ULA in this computer not any paging port, this part is used out of ULA (my PROFI INTERFACE and 74LS174 on board of +2)
Ответить с цитированием