This is how I modified the board:
Нажмите на изображение для увеличения. 

Название:	Untitled-1.jpg 
Просмотров:	217 
Размер:	55.0 Кб 
ID:	67707
Which would mean BLANK would still get generated by the diode-resistor OR-Gate

Checking further into the schematic I realized that the CPU has 2 gate delays less in the P128 (clocked by C20 [C25 in the P128 schematics]) than in the P48 (clocked by C20 going through 2 flip-flops becoming !CAS)